2020-08-05 04:32:41 +02:00
|
|
|
{ lib }:
|
|
|
|
|
|
|
|
|
|
rec {
|
|
|
|
|
# platform.gcc.arch to its features (as in /proc/cpuinfo)
|
|
|
|
|
features = {
|
|
|
|
|
default = [ ];
|
|
|
|
|
# x86_64 Intel
|
|
|
|
|
westmere = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" ];
|
|
|
|
|
sandybridge = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" ];
|
|
|
|
|
ivybridge = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" ];
|
|
|
|
|
haswell = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" "avx2" "fma" ];
|
|
|
|
|
broadwell = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" "avx2" "fma" ];
|
|
|
|
|
skylake = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" "avx2" "fma" ];
|
|
|
|
|
skylake-avx512 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" "avx2" "avx512" "fma" ];
|
|
|
|
|
# x86_64 AMD
|
|
|
|
|
btver1 = [ "sse3" "ssse3" "sse4_1" "sse4_2" ];
|
|
|
|
|
btver2 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "aes" "avx" ];
|
|
|
|
|
bdver1 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "sse4a" "aes" "avx" "fma" "fma4" ];
|
|
|
|
|
bdver2 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "sse4a" "aes" "avx" "fma" "fma4" ];
|
|
|
|
|
bdver3 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "sse4a" "aes" "avx" "fma" "fma4" ];
|
|
|
|
|
bdver4 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "sse4a" "aes" "avx" "avx2" "fma" "fma4" ];
|
|
|
|
|
znver1 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "sse4a" "aes" "avx" "avx2" "fma" ];
|
|
|
|
|
znver2 = [ "sse3" "ssse3" "sse4_1" "sse4_2" "sse4a" "aes" "avx" "avx2" "fma" ];
|
|
|
|
|
# other
|
|
|
|
|
armv5te = [ ];
|
|
|
|
|
armv6 = [ ];
|
|
|
|
|
armv7-a = [ ];
|
|
|
|
|
armv8-a = [ ];
|
|
|
|
|
mips32 = [ ];
|
|
|
|
|
loongson2f = [ ];
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
# a superior CPU has all the features of an inferior and is able to build and test code for it
|
|
|
|
|
inferiors = {
|
|
|
|
|
# x86_64 Intel
|
|
|
|
|
default = [ ];
|
|
|
|
|
westmere = [ ];
|
2020-08-23 00:55:13 +02:00
|
|
|
sandybridge = [ "westmere" ] ++ inferiors.westmere;
|
|
|
|
|
ivybridge = [ "sandybridge" ] ++ inferiors.sandybridge;
|
|
|
|
|
haswell = [ "ivybridge" ] ++ inferiors.ivybridge;
|
|
|
|
|
broadwell = [ "haswell" ] ++ inferiors.haswell;
|
|
|
|
|
skylake = [ "broadwell" ] ++ inferiors.broadwell;
|
|
|
|
|
skylake-avx512 = [ "skylake" ] ++ inferiors.skylake;
|
2020-08-05 04:32:41 +02:00
|
|
|
# x86_64 AMD
|
|
|
|
|
btver1 = [ ];
|
2020-08-23 01:01:38 +02:00
|
|
|
btver2 = [ ]; # TODO: fill this (need testing)
|
|
|
|
|
bdver1 = [ ]; # TODO: fill this (need testing)
|
|
|
|
|
bdver2 = [ ]; # TODO: fill this (need testing)
|
|
|
|
|
bdver3 = [ ]; # TODO: fill this (need testing)
|
|
|
|
|
bdver4 = [ ]; # TODO: fill this (need testing)
|
|
|
|
|
znver1 = [ ]; # TODO: fill this (need testing)
|
|
|
|
|
znver2 = [ ]; # TODO: fill this (need testing)
|
2020-08-05 04:32:41 +02:00
|
|
|
# other
|
|
|
|
|
armv5te = [ ];
|
|
|
|
|
armv6 = [ ];
|
|
|
|
|
armv7-a = [ ];
|
|
|
|
|
armv8-a = [ ];
|
|
|
|
|
mips32 = [ ];
|
|
|
|
|
loongson2f = [ ];
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
predicates = {
|
|
|
|
|
sse3Support = x: builtins.elem "sse3" features.${x};
|
|
|
|
|
ssse3Support = x: builtins.elem "ssse3" features.${x};
|
|
|
|
|
sse4_1Support = x: builtins.elem "sse4_1" features.${x};
|
|
|
|
|
sse4_2Support = x: builtins.elem "sse4_2" features.${x};
|
|
|
|
|
sse4_aSupport = x: builtins.elem "sse4a" features.${x};
|
|
|
|
|
avxSupport = x: builtins.elem "avx" features.${x};
|
|
|
|
|
avx2Support = x: builtins.elem "avx2" features.${x};
|
|
|
|
|
avx512Support = x: builtins.elem "avx512" features.${x};
|
|
|
|
|
aesSupport = x: builtins.elem "aes" features.${x};
|
|
|
|
|
fmaSupport = x: builtins.elem "fma" features.${x};
|
|
|
|
|
fma4Support = x: builtins.elem "fma4" features.${x};
|
|
|
|
|
};
|
|
|
|
|
}
|
